In this paper, a close accord on the Discrete Fourier Transform (DFD technique based frequency and phasor estimations for protective numerical relays application is presented The eflectiveness of the recursive DFT, in particular, is examined via simulation corroborated by experimental verification. Possibility of error accumulation in the estimated magnitude by the recursive DFT is highlighted and novel solutions are proposed. Impuct of different input signal patterns on the algorithms' performance is further examined. In addition, effect of rate of change of input signal friquency on the estimated values is pinpointed. The testing circuit hardware is implemented using the digital signal processing technologv. The results of this studv are great& valuable for the protection engineers particularly those cuncerned with the development and implementation of numerical rela-vs.
I. INTRODUCTION
The interests and investments in power system numerical relays are increasing rapidly in the recent years. Numerical relays offers the utility with a programmable: reliable, flexible and multi function protcction devices that guarantee secure and selective fault dctectlon and correct isolat~on. Recently, the relay functions have been extended to provlde control. metering. monitormg. and disturbance and event recordings. Thus, accuracy of the measuring element of numerical relays is highly important. Most of the measuring elements of numerical relays are based on one or more digital filter algorithm to extract the rms value of the input signal. The DFT filter represents the most important technique used for fundamental and harmonic measuring as reported in various publications [l-41. DFT filter has been introduced in two forms: non-recursive and recursive. The lower mathematical operations of the recursive form compared to the nonrecursive are considered an evident for the common use of the recursive one. Also. many development have been proposed to adapt the recursive DFT for frequency measuring in stead of conventional methods such as zero crossing and phase locked loop (PLL) as ~t reauces tne narawart: IG~UIIGU. 111 auulnwi, .v..u.u.. ------------adaptive sampling rate application [2-41. Therefore, most of the developed industrial relays are based on the recursive form. Unexpectedly, it has been reported that the conventional methods such as zero crossing, PLL, . . . etc. in addition to recent reported demodulation technique would produce during power system dynamics better frequency tracking than that obtained using the recursive DFT [5-71. No evidence has been given in the simulation study to explore the reason(s) of the poor performance of the recursive DFT during frequency dynamics. In order to sort out these contradictions, a deep investigation of the DFT tested with different patterns of input signal is required. Also, there is no sufficient material published on the behavior ofthe frequency and phasor estimators during step change in the input signals, presence of sub and non-synchronous harmonics, dc decaying, ... etc. Moreover, the experimental phase in most of the aforementioned studies is absent. These issues in addition to the explanation of the poor performance of frequency algorithm during dynamics will be addressed in this paper. In this paper, a close accord on the DFT technique used for frequency and phasor estimations is presented. The behavior of the estimators during sudden application of the input signals, sub and non-synchronous hannonics, dc decaying, ... etc. is outlined. Explanation of the poor performance of the recursive DFT used in frequencj-measuren~ent during dynamics is highlighted. This study is performed via Matlab simulation corroborated by experimental setup. The set-up consists of a DSP board interfaced with M I 0 board. Details of the study are given in the following sections.
DESCRIPTION OF EXAMINED ALGORITHMS

A) DFT Filter Equations
In order to extract the fundamental component of an input signal samples (T), a full cycle DFT filter in its non-recursive form can be applied according to the following forms [I] :
where Sand C are the sine and cosine tem~s of the phasor and N is the number of samples per cycle. The magnitude of the peak value (F) and the phase angle (0) are given by:
It has been proved earlier that the estimated phasor by the non-recursive DFT is rotational in the complex plan as the angle 0 is successively increased as the data window moves to the new sample by an angle (9) where 9 is equal to 2rlN I On the other hand. the computed phasor b! , the recursive DFT (4) is stationary in thc complex plan. This simplifies the correlation of power system phasor with the estimated one by the recursive form as [I-51 : and the angle 0 can be determined by a similar form to that given in Eqn. (3). Note that, F, equals to F, . * as long as the sample X, equals to &N.
B) Recursive DFT as a Plzasor Estimator
C) Frequenq Measurement Algorithm
The frequency deviation measurement is based on the angular displacement of the estimated phasor by the recursive DFT. The algorithm is inherently insensitive to harmonics because of the filter characteristics of the DFT, but it is vulnerable to noise, and requires long measurement windows when frequency deviation from nominal is small. If the input signal frequency is assumed to change slightly from 501% by an amount (Afl, while the sampling clock frequemy remains fixed, the estimated phasor F'l,-~+dfl can be correlated to the original one F'(,-O, as [I] :
where r is the recursion nun~ber. It is evident from Eqn. (8) that thephasor obtained recursively undergoes two modifications in the magnitude and phase by factors W a n d AD, respectively. These factors are given by:
It is evident from Eqns. (9) and (10) that the magnitude factor is ~ndependent of r and is relatively small for small changes in frequency. However. the change in the phase angle is far more sensitive to the Af: and provides a most direct measure of frequency. Thus. the phase angle at rth recursive computation depends directly upon the frequency deviat~on and the recursion order r Slnce r Increases by one ~h each iteration, the recursive relation for 0, can be represented by.
Eqn. (I I) would give direct measure of the frequency deviation by estimating two consecutive values of the phase angle 0 taking the initial assumption that the time 50 N Note that, when the input signal frequency is higher than 50H.2, the phasor rotates in the counter clockwise direction, i.e A@, is positive. Whereas for an input signal frequency with lower frequency than the nominal, the phasor rotates in a clockwise direction, i.e. A@, is negative. Two issues had been early raised during the real time realization of Eqn. (12) leading to sensible reduction in the algorithm performance. These are the measurement of 0, and the mathematical precision particularly when A f is small i.e. A@, is very small. The first problem has been eliminated with the application of new generations of microcontrollers and DSP's having a powerfUl mathenlatical instruction list with at least 16-bit word width. However the second problem, which is related to the computation precision. is still the major problem challenging this technique to be dominated. Thus, estimation o f f is usually performed with much care to avoid false indication.
TESTING OF ALGORITHMS
In order to evaluate the algorithms' effectiveness and explore the reasons for the poor performance of the frequency algorithm during dynamics, extensive tests are performed using computer simulations. The Matlab software has been employed in the phase of simulation and the algorithms response have been recorded for different input signal equations. However for real time evaluation, experimental tests of new algorithms or relays is usually carried out in the laboratory employing the flexibility of digital computer simulation as recommended recently by the IEEE committee [8:9]. In these simulations, the currents and voltages wavefonns taken from a computer simulation or digital fault recorder are converted into analog signals, amplified and then fed to the tested hardware. This procedure would overcome the difficulties involved in fault-throwing tests that carried out on a real power system. Description of the laborator), testing setup is given in the following section.
A) Tester Setup
The tester setup consists mainly of the DSP board DS 1003 interfaced with multi-110 board DS2201, as shown schematically in Fig. 1 [lo]. The DS 1003 board is based on the Texas Instruments TMS320C40 floating-point DSP. The DS2201 facilitate the interfacing with the real system through 20 sin~ultaneous analog input channels (distributed to 5 A/D converters), 8 analog output channels (distributed to 2 DIA converters), and a 16-bit general purpose digital 110 port. A persolulel'computer (PC) was employed, as a host machine for storing and downloading the program software. Also, it facilitates monitoring and plotting the selected variables during real time using the TRACE software [I 11. The recursive DFT and the frequency measuring algorithms arc constructed dependitlg on the Eqns. (1-12) considering the instructions for thc DS 1003 software environment. In which. the corresponding algorithm is developed b\. the high lcvcl language including individual algoritluns of the DFT and frcquenc~ cstimators. Then. the programs are compiled using Texas Instruments TMS320C40 C-compiler/Assembler/Linker and t.hen downloaded to the DS 1003 local and global memories. A brief description of the main parts of the implemented algorithm is given below. [12.13] . Based on this testing procedure, the developed schemes were checked through different fault cases. system dynamics, frequency drift, . . . etc. 1 -1 2) . These estimators are fed with the sampled input signal. Either one or all estimators can be enabled to evaluate the response in a comparative manner.
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IV. TEST RESULTS
The recursive DFT filter coefficients are tuned with the 50Hz signal and the estimators are exposed to variable patterns of input signals. Fig. 2 shows the Matlab simulation results for the DFT and frequency algorithms output for typical 50Hz input signal.
However, Fig. 3 shows the experimental measurement for the same stationary input. Note that, all frequency measurements in this paper performed by the hardware setup are obtained via averaging 32 values of frequency deviations over the cycle, which is added once at the end ofthe cycle to the original frequency. Also, analog input signals are traced in the presented figures in a scaled down range of k1.0 corresponding to zk10.0 of the A/D converter reference voltages. It is evident from Figs. 2 and 3 that the performances are similar. The transient appears in Fig. 2 in magnitude, phase, and accordingly the frequency is due to the starting of the application of the input signal. However, the experimental results given by Fig. 3 are recorded few cycles post-input signal application. Therefore due to this similarity of results, the rest of figures presented in this paper are the experimental ones only.
The dc decaying has a considerable influence on the performance. Both frequency and magnitude estimators are behaving with transient errors over the period of the dc decaying time constant (r)). In Fig. 4 . the input signal magnitude is switched from 0.2V to 0.5 V superimposed with dc decaying signal of 0.25V and r is 0.1s. It can be seen that the transient error associated with frequency estimator is more significant than that of the magnitude estimator particularly with s value is relatively high: 5 times the cycle period. Fig. 6 shows the schemes response for input signal of 5O.4H.7 and 0.5 V amplitude. Deviation of 0.4H.z in frequency exhibits natural reduction in the estimated magnitude due the DFT frequency response. however the estimated frequency is fairly accurate.
V. ERRORS ACCOMULATION BY RECURSIVE DFT
During the phase of the experimental work of this paper, a figure of limit cycle with low frequency (few or fraction of Hertz) has been recorded for the estimated magnitude based on recursive DFT even with input signals have frequencies very close to the 50Hz. These limit cycles or oscillations have been never recorded with that considerable magnitude for the non-recursive DFT in miscellaneous applications [12, 13] . Usually these oscillations amplifL the overall produced error in the estimated magnitude. Fig. 7 represents one of these cases with the magnitude showing a limit cycle of 0.003Hz for a sinusoidal i~iput derived from the 5OHz mains with 0.5 pi1 amplitude. The maximum error is 5%, which indicates considerable reduction in thc efficiency of the estimator.
However the serious effect of the limit cycle is that it may lead into algorithm instability at some specific patterns of input signals or input conditions; i.e. the error will be i magnified as shown by Fig. 8 . In which, the input signal frequency was deviated to 49.9Hz and the associated limit cycle frequency is of 0.001 1Hz has been established leading to estimator instability. Probability of magnified errors would be also increased with random noise signals superimposed to the non-perfect 50Hz signals such as the system mains. Thls shortcoming in the recursive DFT performance would explain why some industrial relays are still using the non-recursive form of the DFT [14] . In fact, the generation of the low frequency limit cycle is espected according to Eqn. (8). Eqn. (8) described the deviation in the phasor parameters when the frequency is deviated by Aj.' The generated limit cycle, which has Af frequency, was the cause that leads to the rotation of the stationary phasor as given by Eqn. (1 0). However, the amplification of the limit cycle magnitude, adversely to Eqn. (9, is the issue that requires explaining. In order to fetch the reasons of this magnified error, several tests have been applied. It was apparently found that the recursive form itself of the DFT. acquisition. and quantisation errors would lead to this magnification. The recursive f o m~ inherently can not allow the technique to remove the computation errors, as they will be successively summed up. The acquisition errors ( N D converter and conditioning circuits' errors) can not alone produce these errors. This is because they are not recorded with the application of other algorithms such as the non-recursive DFT technique, which depicts these errors as jitters. Theoretically, this crror should be self curing during real time implementation regardless of thc used technique is recursivc or non-rccursivc forms in onc cycle period, if all comp~~tations are pcrfomed with no rounding or tn~ncations. However with the quantisation error (truncation and rounding of computed values to fit with the size of registers and memory addresses of the CPU.), limit cycle will be magnified. The proposed scenario for the magnification of the oscillations might occur is that dully acquisition errors produces quantisation error during the computation of the second term of Eqns. (4) and (5) . This would lead to accumulation of errors due to the recursive form. Definitely using the floating point DSP chip TMS320C40 with 32-bit memory addresses and 40-bit accumulator would highly reduce magnification of the limit cycle. However, the experimental measurements showed that the magnitude is still suffering from the effect of the limit cycle and surely the situation should be worst with processors having lower capabilities. Thus, in order to eliminate or highly reduce these limit cycles two applicable solutions are proposed. These are applying the side by side non-recursive DFT along with the recursive form or processing the recursive DFT using integer variable.
A) Side-b-v-Side Technique:
In which the non-recursive and the recursive ones are executed in parallel according to the following: 1) The complete form of the recursive DFT is executed at each sample. 2) However, two terms (sine and cosine) only of the non-recursive DFT are computed at each sample. The terms are summed up over the cycle in two separate sine and cosine counters. 3 ) At the end of the cycle. the recursive DFT sine and cosine terms are updated with the non-recursive separate counters. Then: the non-recursive DFT counters are reset to zero. This yields that the magnitudc computed over the cycle is obtained based on the recursive form and corrected every cycle with the non-recursive form. Towards the reduction of the mathematical operation required for the proposed sideby-side technique, Eqns. (5) and (6) are modified to be:
where P, and Qj are equal to cos(2njhV) and sin(2njlN), respectively. This yields no extra calculations for the non-recursive DFT except the addition operation as the components of the non-recursive DFT terms (PA and QJj) are implicitly computed. Fig. 9 shows the experimental measurement of the proposed side by side DFT output for an input of 0.5 V and 49.6Hz. In which, the limit cycles have disappeared and possibility of limit cycle error magnification has been eliminated even with higher frequency deviations.
B) Application ofRecursive DFT Llsing Integer Variable:
In this proposed proccdure.
DFT coefficients. received Input samples. and DFT ~uathematical operations must be processed using integer format. The designer must be cautious that all the computation results do not exceed a pre-defined word size for each variable. Therefore, the scaling factors must be given a great care to avoid any overflow during computation. This proposed solution would prevent the error magnification and depict any acquisition error as bounded jitters. However, this solution would be recommended for integer point microprocessors only as it would involve many sophistication when applied to the floating point CPU's. Therefore. the proposed side-by-side technique is considered adequate to suite the operation of both integer and floatmg-point CPU's. Also. it gives trustful measuring of the magnitude even during random axis menlory checksum errors as the "=I".
.,.--...,.,------------------J --r ------7 X & a recommended measuring element for protective relays.
VI. DEVIATIONS IN FREQUENCY ESIMATION
The frequency estimator algorithm effectiveness has been proven under step change in the original signal frequency. However, frequency fluctuation has a dynamical nature and therefore, the estimator should be examined under these conditions to verify its efficacy. Fig. 10 shows the effect of increasing the frequency by a rate of lHzls, without any change in the amplitude of the input signal. Big deviations in the estimated frequency were recorded and became worst for rate of change of 5Hzls as given by Fig. 11 . Also, the estimated amplitude is suffering from severe oscillations associated with considerable deviation in the measurement. This deviation is increased as long as the rate of change is increased. Concurrently, when the change in frequency is associated with a considerable change in the amplitude, which is similar to fault case, both frequency and phasor can have additional deviation particularly at the instant of change. This is recorded as shown by Fig. 12 , where the magnitude estimator output is violently changing. However, for step change in the frequency, a lower deviation in the estimated frequency is obtained as shown in Fig. 13 . This shows a better response of the frequency estimator in case of step frequency change than with ramp. This response is similar to second order system excited by different inputs: step of a change and ramp. This would be helpful if improvement of this algorithm is further targeted.
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In fact these features are affecting the utilization of both frequency and recursive DFT estimators in numerical relaj~s and must be cured. Relays such as overcurrent. over and undervoltage, directional elements. frequency . . . etc. would loose cither the securitj~ or sometimes the capability of fault detection. The side-by-side technique can highly improve the estimated magnitude for signals with fixed frequency. Howevcr during frequency deviations. slight improvement in the estimated magnitude can be obscwed with no sensible improvement in the estimated frequency can bc recognized as shown by Fig. 14. This implies that the frequency algorithm is still behaving like a second order system with ramp input. Therefore. somc sort of artificial intelligence technique can be applied to improve this technique. which would be an interesting subject of another investigation. 
VII. CONCLUSIONS
In this paper, a close accord on the Discrete Fourier Transform (DFT) technique used for frequency and phasor estimations has been introduced. The evaluation of the recursive DFT technique has been determined via simulation and validated by experimental verification. Possibility of error accumulation in the estimated magnitude by the recursive DFT has been recorded and possible practical solutions have been proposed. Effect of rate of change of input signal frequency on the estimated frequency and magnitude is pinpointed and a procedure for magnitude error correction is suggested. The testing circuit hardware is inipleniented using the digital signal processing technology. The paper results are valuable for the protection engineers particularly those concerned with the implementation of numerical relays.
